Featured post

Estimation of Energy Storage Requirement by 2032

Energy storage requirement for Solar PV connected to grid In this post, energy storage requirement in India by 2032 is given here. The ESS r...

Showing posts with label Logic Families Questions. Show all posts
Showing posts with label Logic Families Questions. Show all posts

26/03/2020

Logic Families Interview Question Answer - 5

Important Questions of Logic Families

In this post, some of important questions of logic families are given. It include NMOS, PMOS, advantages of CMOS, noise margin, CMOS bilateral transmission gate, CMOS bilateral switch, unidirectional gate logic devices, CMOS transmission gate, meaning of Interfacing, Two phase non – over lapping clock, interfacing logic and low input current and high output current logic.

25/03/2020

Logic Families Interview Question Answer - 4

Important Questions of Logic Families

In this post, some of the important questions of logic families are given. It includes application of ECL, wired ORed, fan out of the ECL, unit of noise margin, differential input ECL, MOS logic, advantages and disadvantages of MOS logic family, MOS logic, features of the ECL, propagation delay of the MOS logic, LSI, VLSI and ULSI application, Application of MOS logic and Speed of MOS Logic.

Logic Families Interview Question Answer - 3


31
What is power consumption of the low power TTL as compared to standard TTL?


One tenth ( 1/10 ) times

Logic Families Interview Question Answer - 2

Important Questions of Logic Families

It includes advantages and disadvantages of totem pole, current sinking, current sourcing transistor, state of TTL, unit load, output of TTL, passive pull up, open collector TTL logic, AND operation of TTL, disadvantage of wired AND operation of TTL, Tri state TTL, tri – state configuration of the TTL and meaning of buffer and driver.

Logic Families Interview Question Answer - 1


1
Explain the terms : Threshold voltage, Figure of merit, Propagation delay                                


Threshold voltage
  • It is defined as the voltage at the input of a gate which causes the state of the output from one level to the other.